우리는 귀하의 프라이버시를 소중히 여깁니다
"모든 쿠키 허용"을 클릭하면 사이트 탐색을 개선하고, 사이트 사용을 분석하며, 마케팅 및 성능 노력에 도움을 주기 위해 쿠키를 귀하의 장치에 저장하는 데 동의한 것으로 간주됩니다. 이 주제에 대한 추가 정보는 당사의 정책에서 확인할 수 있습니다. 개인정보 보호정책
Pin No. | 기호 | Level | 설명 |
---|---|---|---|
1 | /CS1 | This is the chip select signal. When /CS1 = “L” , then the chip select becomes active, and data/command I/O is enabled. |
|
2 | /RES | When /RES is set to “L” , the settings are initialized. | |
3 | A0 | This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = “H”: Indicates that D0 to D7 are display data. A0 = “L”: Indicates that D0 to D7 are control data. |
|
4 | /WR(R/W) | When connected to an 8080 MPU, this is active LOW. (R/W) This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = “H”: Read. When R/W = “L”: Write. |
|
5 | /RD(E) | When connected to an 8080 MPU, this is active LOW. (E) This pin is connected to the /RD signal of the 8080 MPU, and the ST7565P series data bus is in an output status when this signal is “L”. When connected to a 6800 Series MPU, this is active HIGH. This is the 6800 Series MPU enable clock input terminal. |
|
6 | DB0 | This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data Bus. |
|
7 | DB1 | ||
8 | DB2 | ||
9 | DB3 | ||
10 | DB4 | ||
11 | DB5 | ||
12 | DB6 | ||
13 | DB7 | ||
14 | VDD | Shared with the MPU power supply terminal VDD. ( 3.3 V ) | |
15 | VSS | This is a 0V terminal connected to the system GND. | |
16 | VOUT | DC/DC voltage converter. Connect a capacitor between this terminal and VSS. | |
17 | CAP5+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | |
18 | CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | |
19 | CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal. | |
20 | CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | |
21 | CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | |
22 | CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal. | |
23 | CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | |
24 | VRS | This is the externally-input VREG power supply for the LCD power supply voltage regulator. | |
25 | V4 | This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on Vss, and must maintain the relative magnitudes shown below. V0 ≧V1 ≧V2 ≧V3 ≧V4 ≧Vss When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. |
|
26 | V3 | ||
27 | V2 | ||
28 | V1 | ||
29 | V0 | ||
30 | VR | Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = “L” : the V5 voltage regulator internal resistors are not used . IRS = “H” : the V5 voltage regulator internal resistors are used . |
|
31 | C86 | This is the MPU interface switch terminal. C86 = “H”: 6800 Series MPU interface. C86 = “L”: 8080 MPU interface. |
|
32 | P/S | This is the parallel data input/serial data input switch terminal. P/S = “H”: Parallel data input. P/S = “L”: Serial data input. The following applies depending on the P/S status: When P/S = “L”, D0 to D5 may be “H”, “L” or Open. RD (E) and WR (R/W) are fixed to either “H” or “L”. With serial data input, It is impossible read data from RAM . |
|
33 | /HPM | This is the power control terminal for the power supply circuit for liquid crystal drive. HPM = “H”: Normal mode HPM = “L”: High power mode |
|
34 | IRS | This terminal selects the resistors for the V5 voltage level adjustment. IRS = “H”: Use the internal resistors IRS = “L”: Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal |
항목 | 치수 | 단위 |
---|---|---|
도트 매트릭스 (해상도) | 128 x 64 dots | - |
모듈 치수 | 90.0 x 52.8 x 6.6 | mm |
보기 영역 | 70.7 x 38.8 | mm |
활성 영역 | 66.52 x 33.24 | mm |
도트 크기 | 0.48 x0.48 | mm |
도트 피치 | 0.52 x 0.52 | mm |
듀티 | 1/64 , 1/9 Bias | |
역광 타입 | LED | |
IC | ST7565P | |
인터페이스 | 6800/8080/4-Line SPI |
항목 | 기호 | 최소값 | 대표값 | 최대값 | 단위 |
---|---|---|---|---|---|
작동 온도 | TOP | -20 | - | +70 | ℃ |
보관 온도 | TST | -30 | - | +80 | ℃ |
Power Supply Voltage | VDD | -0.3 | - | 3.6 | V |
Power supply voltage (VDD standard) | V0, VOUT | -0.3 | - | 14.5 | V |
Power supply voltage (VDD standard) | V1, V2, V3, V4 | -0.3 | - | V0+0.3 | V |
항목 | 기호 | 조건 | 최소값 | 대표값 | 최대값 | 단위 |
---|---|---|---|---|---|---|
Supply Voltage For Logic | VDD-VSS | - | 2.7 | 3.0 | 3.3 | V |
Supply Voltage For LCM | V0-VSS | Ta=-20℃ Ta=25℃ Ta=70℃ |
10.0 9.8 9.6 |
10.2 10.0 9.8 |
10.4 10.2 10.0 |
V V V |
Input High Volt. | VIH | - | 0.8 VDD | - | VDD | V |
Input Low Volt. | VIL | - | Vss | - | 0.2 VDD | V |
Output High Volt. | VOH | - | 0.8 VDD | - | VDD | V |
Output Low Volt. | VOL | - | Vss | - | 0.2VDD | V |
Supply Current (LED backlight is not included) | IDD | VDD=3.0V | 0.6 | 1 | mA |
Search Keyword: lcd 128x64, lcd 128 x 64, 128x64 lcd, 128 x 64 lcd
"모든 쿠키 허용"을 클릭하면 사이트 탐색을 개선하고, 사이트 사용을 분석하며, 마케팅 및 성능 노력에 도움을 주기 위해 쿠키를 귀하의 장치에 저장하는 데 동의한 것으로 간주됩니다. 이 주제에 대한 추가 정보는 당사의 정책에서 확인할 수 있습니다. 개인정보 보호정책