홈 제품 COG LCD WO12864K1
128x64 그래픽 COG 액정 디스플레이 (ST7565P, Positive Voltage) - WO12864K1
128x64 그래픽 COG 액정 디스플레이 (ST7565P, Positive Voltage) - WO12864K1
128x64 그래픽 COG 액정 디스플레이 (ST7565P, Positive Voltage) - WO12864K1

128x64 그래픽 COG 액정 디스플레이 (ST7565P, Positive Voltage)

모델 번호 WO12864K1

►128x64 COG 디스플레이
►그래픽 LCD
►IC: ST7565P
►3V 전원 공급 장치
►1/65 듀티 사이클, 1/9 bias
►인터페이스 : 6800/8080/SPI

이전 목록으로 돌아가기 다음

도면

128x64 Graphic COG LCD Module (ST7565P, Positive Voltage) - WO12864K1

Data source ref: WO12864K1-TMI#

사양

인터페이스 핀 기능

Pin No. 기호 설명
1 /CS1 This is the chip select signal. When /CS1 = “L” and CS2 = “H”, then the chip select becomes active, and data/command I/O is enabled.
2 /RES When /RES is set to “L”, the register settings are initialized (cleared).
The reset operation is performed by the /RES signal level.
3 A0 This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.
A0 = “H”: Indicates that D0 to D7 are display data.
A0 = “L”: Indicates that D0 to D7 are control data.
4 /WR • When connected to 8080 series MPU, this pin is treated as the “/WR” signal of the 8080 MPU and is LOW-active.
The signals on the data bus are latched at the rising edge of the /WR signal.
• When connected to 6800 series MPU, this pin is treated as the “R/W” signal of the 6800 MPU and decides the access type :
When R/W = “H”: Read.
When R/W = “L”: Write.
5 /RD • When connected to 8080 series MPU, this pin is treated as the “/RD” signal of the 8080 MPU and is LOW-active.
The data bus is in an output status when this signal is “L”.
• When connected to 6800 series MPU, this pin is treated as the “E” signal of the 6800 MPU and is HIGH-active.
This is the enable clock input terminal of the 6800 Series MPU.
6 D0 This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard
MPU data bus.
When the serial interface (SPI-4) is selected (P/S = “L”) :
D7 : serial data input (SI) ; D6 : the serial clock input (SCL). D0 to D5 should be connected to VDD or floating.
When the chip select is not active, D0 to D7 are set to high impedance.
7 D1
8 D2
9 D3
10 D4
11 D5
12 D6
13 D7
14 VDD Power supply Power supply
15 GND Ground
16 VOUT DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD
17 CAP3+ DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.
18 CAP1- DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.
19 CAP1+ DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.
20 CAP2+ DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.
21 CAP2- DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.
22 V4 This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on Vss, and must maintain the relative magnitudes shown below.
V0 ≧V1  ≧V2  ≧V3  ≧V4  ≧Vss
When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.
23 V3
24 V2
25 V1
26 V0
27 VR Output voltage regulator terminal. Provides the voltage between VSS and V0 through a resistive voltage divider.
IRS = “L” : the V0 voltage regulator internal resistors are not used. IRS = “H” : the V0 voltage regulator internal resistors are used.
28 C86 This is the MPU interface selection pin. C86 = “H”: 6800 Series MPU interface. C86 = “L”: 8080 Series MPU interface.
29 P/S This pin configures the interface to be parallel mode or serial mode. P/S = “H”: Parallel data input/output.
P/S = “L”: Serial data input.
The following applies depending on the P/S status:
P/S Data/Command Data Read/Write Serial Clock
"H" A0 D0 to D7 /RD, /WR X
"L" A0 SI (D7) Write only SCL (D6)
When P/S = “L”, D0 to D5 must be fixed to “H”.
/RD (E) and /WR (R/W) are fixed to either “H” or “L”.
The serial access mode does NOT support read operation.
30 IRS This terminal selects the resistors for the V0 voltage level adjustment.
IRS = “H”: Use the internal resistors
IRS = “L”: Do not use the internal resistors. The V0 voltage level is
regulated by an external resistive voltage divider attached to the VR terminal

일반 사양

항목 치수 단위
도트 매트릭스 (해상도) 128 x 64 －
모듈 치수 89.7 x 49.8 x 6.0 mm
보기 영역 66.8 x 35.5 mm
활성 영역 63.98 x 31.98 mm
도트 크기 0.48 x 0.48 mm
도트 피치 0.50x 0.50 mm
듀티 1/65 duty , 1/9 Bias
역광 타입 LED
IC ST7565P

절대 최대 정격값

항목 기호 최소값 대표값 최대값 단위
작동 온도 TOP -20 － +70 ℃
보관 온도 TST -30 － +80 ℃
Power Supply Voltage VDD -0.3 － 3.6 V
Power Supply Voltage (VDD standard) V0, VOUT -0.3 － 14.5 V
Power Supply Voltage (VDD standard) V1, V2, V3, V4 -0.3 － V0+0.3 V

전기적 특성

항목 기호 조건 최소값 대표값 최대값 단위
Supply Voltage For Logic VDD-VSS － 2.8 3.0 3.2 V
Supply Voltage For LCD VOP Ta=-20℃
Ta=25℃
Ta=70℃		 －
9.3
－		 －
9.5
－		 －
9.7
－		 V
V
V
Input High Volt. VIH － 0.8 VDD － VDD V
Input Low Volt. VIL － Vss － 0.2 VDD V
Output High Volt. VOH － 0.8 VDD － VDD V
Output Low Volt. VOL － Vss － 0.2 VDD V
Supply Current IDD VDD=3.0V － － 2.0 mA

Search Keyword: lcd 128x64, lcd display 128x64, 128x64 lcd display
go top
close